

TEOS SiO₂ films deposited at low temperature

Ana Neilde R. da Silva and Nilton I. Morimoto
neilde@lsi.usp.br
LSI-EPUSP

Introduction

Silicon oxide is widely used in thin film technologies. PECVD, using TEOS, is a well known technique to deposit SiO₂ thin films [1]. We are developing SiO₂ thin films deposition process to be applied as well in integrated technology for metal interlevel dielectrics as in large area technology for gate oxide of thin film devices.

Experimental

The PECVD home made cluster tool system, used in this study, was described elsewhere [2]. Silicon wafers (100), p-type, 10-20 Ω .cm, 75 mm in diameter were used as substrate. The experiments were carried out using a gas mixture of TEOS and oxygen in the basic following conditions: 5 sccm TEOS, 500 sccm O₂, wafer holder temperature 360°C, pressure 1 Torr, RF power 400W and distance between electrodes 15 mm. We analyzed the influence of RF power, wafer holder temperature and total pressure in deposited silicon oxide layer. MOS capacitors were implemented for electrical characterization.

Results and Discussion

The deposition and etching rates increase for RF power higher than 250 W. This behavior is explained by the high production of excited oxygen (O*) in the reactor, as observed by OES analysis, which enhances the TEOS molecules oxidation. For RF power lower than 250 W, the energy of the plasma is too low to generate enough O* [3].

The deposition and etching rates decrease with the wafer holder temperature. This behavior is typical of adsorption controlled reactions. An increasing of the temperature increases the kinetic energy of active species, which also increases the desorption probability and thus reduces the adsorption probability [4].

The etching rate increases with the pressure and reaches a maximum at around 2 Torr. This behavior can be explained by the variation in the gas flow regime in this pressure range. Considering the flux of gas mixture constant, when the process pressure is increased the mean free path of the molecules and gas velocity decreases, and the residence time increases, so interactions between the species in the gas phase are improved.

When the gas velocity decreases the sub products of surface reaction can not be well removed, and some of them remain trapped inside the film. These sub products, as reported in the literature, are mainly Si-OH and -OH which enhance the silicon oxide etching rate [1].

MOS capacitors were implemented with silicon oxide film deposited in the basic condition. The silicon oxide layer was densified in an RTP furnace at 1100°C, 120 s. Table I summarizes the electrical parameters

extracted from the C-V and the I-E curves. We observe that the value of dielectric constant (ϵ) decreases after annealing. This behavior can be explained by the presence of Si-OH and -OH contamination in the oxide layer. The value obtained for the densified sample, lower than that reported for thermal silicon oxide, may be explained by the presence of dangling bonds into the silicon oxide which was not completed during annealing.

Table I: Electrical Parameters

	As Deposited	Densified
Thickness (nm)	80	78
ϵ	4.35	3.53
V _{fb} (V)	-2.71	-0.99
N _{ss} (cm ⁻²)	5.36x10 ⁻¹¹	1.45x10 ⁻¹⁰
I _{leakage} (A)	4x10 ⁻¹⁰	1.7x10 ⁻¹¹
E _{bd} (MV/cm)	9.0	10.5

The densification step improves the electrical characteristics of the silicon oxide film, which is attributed to the elimination of trapped charges by the thermal treatment. These charges are produced during the deposition process due to the sub-products of the TEOS oxidation.

Conclusion

The RF power enhances the O* generation in the plasma increasing the TEOS oxidation process in the gas phase. Also, the oxidation reaction and sub products elimination, from the surface during solid phase reaction, are improved. The wafer holder temperature contributes to the volatile sub products elimination from the substrate surface. There is no evidence of Si-OH and OH bonds in the FTIRS spectra from the films deposited above 300°C. We observed a decreasing in the dielectric constant (ϵ) after annealing, due to the presence of Si-OH and -OH contamination in the oxide layer. This contamination is below the detection limit of the FTIRS analysis technique. The densification process improved the electrical characteristics of the film showing an elimination of trapped charges promoted by the thermal treatment.

Acknowledgments

We are grateful to Carlos do Nascimento and Gilberto Nishioka for their constant help in the PECVD system, Dr. Maurício M. Oka, and the SOI-MOSFET group for the discussions in electrical analysis. Financial support from CAPES/COFECUB and FAPESP are gratefully acknowledged.

References

1. F. Fracassi R. d'Agostino, and P Favia, *J. Electrochem. Soc.*, vol. **139**, n. 9, pp. 2636-44, 1992.
2. N. I. Morimoto, J. W. Swart; Rapid Thermal and Integrated Processing V, MRS Proceedings, vol.429, p. 263-268, 1996.
3. I.A. Shareef, et al; *J. Vac. Sci. Technol. B* **14**(2), p.772-74, 1996.
4. W.J. Patrick, et all; *J. Electrochem. Soc.* Vol.**139**, n°9, p.2604-13, 1992.