High performance current-mirror using Graded-Channel SOI nMOSFETs

Marcelo Antonio Pavanello, João Antonio Martino, and Denis Flandre
pavanel@lsi.usp.br
LSI/PSI/USP

The advantages of fully-depleted (FD) SOI CMOS technology in comparison to bulk Si regarding analogue circuit design have been reported in [1]. Most of them relate to the combination of the reduced capacitance of SOI technology with the better transconductance (g_m) over drain current (I_DS) ratio due to the reduced FD body factor, which provides enhanced bandwidth and gain, resulting in very significantly improved micropower CMOS amplifiers. However, FD devices suffer from output impedance degradation due to the low drain breakdown [2].

One of the most important building blocks for analogue circuit operation is the current-mirror (CM), which drives current for the several circuit branches. Ideal CM operation presupposes to deliver an output current (IOUT) similar to the input current (I_IN), independently of the output transistor drain bias (V_DSout), i.e. the ratio R=IOUT/IIN closer to unity.

Due to the output impedance reduction, the performance of CM made using FD devices is significantly degraded, mainly in moderate and weak inversion regimes, which is of importance to increase the output swing in low voltage operation.

The Graded-Channel SOI MOSFET (GC) is an asymmetric channel device which has been introduced recently with the aim to reduce the inherent parasitic bipolar effects of SOI devices (Fig. 1) [3]. GC transistors indeed demonstrated significantly enhanced drain breakdown voltage, superior transconductance in saturation and significantly reduced drain output conductance [4]. In a first approximation, the device effective channel length is equal to L-LLD [3].

![Figure 1 – Cross section of the Graded Channel SOI nMOSFET.](image)

This work introduces the use of GC SOI MOSFET to make CM and compares its performance with CM made with conventional FD transistors. Common-source CMs were made using both GC and FD devices, according to the 2 µm process described in [3]. In case of GC CM, the ratio L_{GD}/L has been varied to verify such dependence on the output performance.

Fig. 2 plots the R ratio as a function of the input transistor drain voltage (V_DSin) for the several fabricated CM with GC and FD devices, both with W/L=18/2 and measured at V_DSout=1.5 V. Such curve has been obtained by varying I_IN (1nA≤I_IN≤1mA) and monitoring V_DSout, in order to cover all regions of operation. Also in this curve is included a FD CM with L=4 µm.

![Figure 2 – Measured output to input ratio (V_DSout=1.5 V) as a function of V_DSin.](image)

All the GC CM presents extremely improved output behavior in all regions of operation, even if compared to the FD CM with L=4 µm.

Fig. 3 presents the I_OUT versus V_DSout curve, extracted with a constant I_IN of 100 µA for the several W/L=18/2 GC CM with different (L_{GD}/L) and FD CM with W/L=18/2 and 18/4.

![Figure 3 – Measured I_OUT x V_DSout for a constant I_IN=100µA.](image)

The reduced channel length modulation and larger drain breakdown voltage of any GC transistor improves the CM output swing for similar L. For an output drain bias up to 3 V the GC CM output characteristics are closer to the FD CM with 4 µm, which addresses the possible area reduction provided by GC transistors for similar performance.

Acknowledgements: M. A. Pavanello thanks to CNPq for the financial support.

References